UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 7,626,433 B2 Page 1 of 1

APPLICATION NO.: 10/554970
DATED: December 1, 2009
INVENTOR(S): Wolfgang Hoess

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Title page, Column 1, Line 1, Title:
Delete "FLIP-FLOP CIRCUIT ASSEMBLY" and Insert -- FLIP-FLOP CIRCUIT THAT INCLUDES DIFFERENTIAL AMPLIFIERS --

Cover page, Column 2, Abstract:

Delete "A flip-flop circuit arrangement having a total of four differential amplifiers (1, 2, 3, 4), which are connected to one another to produce a D flip-flop, is specified. According to the suggested principle, the two shared emitter nodes (E1, E2) of the differential amplifiers (1, 2, 3, 4) are connected via a switch pair (S1, S2) to supply potential and are activated by a differential input clock signal at a control input (CN, CP). The present flip-flop circuit is operable using especially low supply voltage (VCC) and is preferably suitable for constructing frequency dividers or shift registers."

Insert -- A flip-flop circuit includes a first differential amplifier with first emitter-coupled transistors having emitters connected to a first emitter node, where the first emitter-coupled transistors include collector terminals that form at last parts of a first circuit node and a second circuit node, and base terminals that are cross-connected to collector terminals of the first emitter-coupled transistors. A second differential amplifier includes second emitter-coupled transistors having emitters connected to a second emitter node, where the second emitter-coupled transistors include collector terminals that are connected to the first circuit node and/or to the second circuit node, and base terminals that form at least part of a third circuit node and a fourth circuit node. A third differential amplifier includes third emitter-coupled transistors having emitters connected to the second emitter node, where the third emitter-coupled transistors include collector terminals that are connected to the third circuit node and/or to the fourth circuit node, and base terminals that are cross-connected to collector terminals of the third emitter-coupled transistors. A fourth differential amplifier includes fourth emitter-coupled transistors having emitters connected to the first emitter node, where the fourth emitter-coupled transistors include collector terminals that are connected to the third circuit node and/or to the fourth circuit node, and base terminals that are connected to the second circuit node and/or to the first circuit node; --

Column 1, Line 1, Title:

Delete "FLIP-FLOP CIRCUIT ASSEMBLY" and Insert -- FLIP-FLOP CIRCUIT THAT INCLUDES DIFFERENTIAL AMPLIFIERS --

Signed and Sealed this

Second Day of February, 2010

David J. Kappos Director of the United States Patent and Trademark Office